charging of mobile phones, which requires a high-power-density design [9] [10] [11] . Conventional single-phase converters with a dc port and an ac port require substantial energy storage to buffer the inherent twice-line frequency power flow at the ac port. As shown in Fig. 1 , the basic principle of active PPB is to 1) construct a third ripple port to which an energy storage C b is connected and 2) allow a large voltage ripple Δv c across C b . As the power absorbed by C b is proportional to Δv c , a small C b is sufficient to buffer the twice-line power flow given a large Δv c . With active PPB, bulky and unreliable electrolytic capacitors (E-caps) commonly employed in the dc-link of conventional single-phase rectifiers can be eliminated and replaced by more compact and reliable non-E-caps, such as film or ceramic capacitors, thereby achieving high compactness and long lifetime.
The accomplishment of active PPB function generally requires the addition of extra power electronics, which seems to work against the principles of volume and cost reduction. For instance, active PPB can be achieved by configuring a bidirectional dc active filter in parallel or series with the dc-link of a front-end PFC rectifier. Consequently, two extra active switches and one extra inductor are needed in the case of a buck-type dc active filter [12] , [13] . In [14] [15] [16] [17] [18] [19] [20] [21] , a concept called switch integration is proposed. It is demonstrated that an integrated solution without adding extra active switches can be obtained, by sharing the use of one phase leg of a front-end full-bridge PFC rectifier with that of a half-bridge-type dc active filter. A comprehensive review of this concept can be found in [22] [23] [24] [25] . Following this concept, however, a minimum of three active switches and two inductors are still needed. To further reduce the number of active and passive components, an alternative concept of PPB-embedded 0885-8993 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. switching is recently explored [26] [27] [28] . Based on this concept, extra switching states, deliberately embedded into each switching cycle of the original single-phase converter, are utilized to perform active PPB function. Therefore, the need for an extra dc active filter is discarded. New single-phase topologies featuring only two active switches and a single inductor have been developed. A bridgeless version of this rectifier with an improved power conversion efficiency is also proposed [29] . To date, among all the reported single-phase topologies with active PPB function, those employing PPB-embedded switching seem to have achieved the minimum number of active switches and passive components used. Nevertheless, such solutions are still less competitive in terms of cost to conventional single-switch single-phase rectifiers (e.g., a boost PFC). It is, therefore, natural to ask the question of whether the number of active switches can be further reduced in an active PPB-based rectifier and how such rectifiers can be realized. This paper attempts to answer these questions from a control's perspective under the framework of network theory. It is shown that single-phase PFC rectifiers with active PPB function can theoretically be constructed using a single active switch. A simple idea of how to formulate single-switch single-stage PFC rectifiers without E-caps is presented, and a family of such PFC rectifiers based on pulsewidth modulation (PWM)-integrated converters is proposed and analyzed as examples. The feasibility of the converter is confirmed through a 100-W laboratory prototype, and the performance of the rectifier is examined in detail.
II. ACTIVE PPB-BASED SINGLE-PHASE CONVERTER AS A THREE-PORT NETWORK

A. Minimum Control Input Requirements
An active PPB-based single-phase converter is essentially a three-port network, comprising an ac port, a dc port, and a ripple port [see Fig. 2(a) ], interfacing with an ac source (load), a dc load (source), and a PPB energy storage. The ac, dc, and ripple ports are expected to perform input current shaping control for attaining a unity power factor (PF), output voltage/current control for dc voltage regulation, and active PPB control for achieving a large voltage ripple Δv c , respectively. The control can be accomplished by 1) setting their respective references, e.g., i * ac , v * dc , and v * c , and 2) designing a proper controller to ensure perfect reference tracking.
It is, however, impossible to set the three references independently. According to the principle of conservation of energy, the instantaneous power flowing into the three ports must satisfy
where p ac , p dc , and p r represent the power flowing into the ac port, the dc port, and the ripple port, respectively. Equation (1) indicates that the power at any port is indirectly determined (and controlled) by the power at the other two ports and will not follow the reference set for that port. This suggests the power of only two out of the three ports can be directly and independently controlled, leading to three possible control strategies, namely [27] , [30] , [31] , Strategy A: direct control of ac-and ripple-port power. Strategy B: direct control of dc-and ripple-port power. Strategy C: direct control of ac-and dc-port power. Whichever one of the control strategies is utilized, there are always two control objectives (or control outputs) to be regulated (i.e., i ac and v c for strategy A, v dc and v c for strategy B, and i ac and v dc for strategy C). Therefore, a minimum of two control inputs is required such that the two control outputs are controllable. Mathematically, controllability means that
has a solution of u = {u 1 u 2 } given any set references for y = {y 1 , y 2 }, where y are the control outputs, u are the control inputs, x are the state variables, and f 1 (·) and f 2 (·) are the topology-depended functions. It should be emphasized that the terms control inputs/outputs are control terminologies that should be distinguished from the power inputs/outputs concept that is determined by the power flow direction. The discussions mentioned above suggest that an active PPB-based single-phase converter is essentially a two-inputtwo-output (TITO) system from the control's perspective [see Fig. 2(b) ]. This is indeed the case for all the active PPB-based single-phase converters reported thus far. For instance, in the configurations with a dc active filter, there is one duty cycle command (as one control input) in the PFC stage, and a second duty cycle (or phase-shift angle) command (as a second control input) in the dc active filter stage [32] , [33] . In another configuration reported in [34] , there is one duty cycle command in the PFC stage and a frequency command in the cascaded dc-dc stage. As a total of two control inputs are required and each is physically realized by one or more active switching devices, it appears that a minimum of two active switches is needed to construct an active PPB-based single-phase converter.
B. Single-Active-Switch Realization
A single switch has two switching states, i.e., ON and OFF state. A single switch can thus provide two degrees of operation freedom (or two control inputs) by varying the ON-time and OFFtime (see Fig. 3 ). It is thus theoretically viable to construct an active PPB-based single-phase converter using a single active switch with t on and t off as the two control inputs. Representative single-switch converters with d as control inputs are PWM-based converters, such as boost, buck, and buckboost converter operated in the continuous conduction mode (CCM); single-switch converters with f s as control inputs include a range of resonant converters such as class-E resonant converters; and single-switch converters with both f s and d as control inputs include PWM-based converters operated in the discontinuous conduction mode (DCM) [35] . Isolated converters are also viable candidates when galvanic isolation is needed. The integration of different power converters may be realized based on power converter synthesis methods, e.g., tree theory [36] [37] [38] , canonical switching cell theory [39] [40] [41] , or layer and graft schemes [42] [43] [44] [45] , which will not be detailed in this paper.
III. SINGLE-SWITCH ACTIVE PPB-BASED RECTIFIERS BASED ON PWM-INTEGRATED CONVERTERS
A. Topologies
One integration approach is to cascade the two single-switch converters in series and then share the use of the active switch and the dc-link capacitor, as shown in Fig. 4 . If the two converters are PWM-based converters, then there are three possible combinations as presented in Table I , with the operation mode highlighted in Table II . 1) The topologies shown in Fig. 5 do not indicate explicitly the operating mode of the constitutional converters. This means the integrated converters may be operated in type II, type V, or type VII, despite the same circuit topologies. 2) The topologies do not necessarily guarantee (2) is solvable. For example, regarding the topologies in Fig. 5 (a), the steady-state terminal equations at the ac port and the dc port can be obtained as (when operated as a
where the symbols are defined in Fig. 5 . Noticing both control outputs (i.e., i ac and v o ) are functions of a single control input u 1 = d 2 /f s only, no solutions of u 1 exist that can satisfy both equations. Therefore, the topology shown in Fig. 5 (a) cannot be operated in type VII.
3) The idea of integrating two single-stage power converters is not new and can be traced back to 1990s when the converters were named integrated high-quality rectifier regulators (IHQRRs) [46] . Intensive efforts of searching for the IHQRR had resulted in a myriad of interesting topologies and hundreds of literature [47] , [48] , and the same topologies as those shown in Fig. 5 
B. Steady-State Analysis
The steady-state analysis of a single-switch active PPB-based single-phase rectifier is demonstrated on the topology shown in Fig. 6 operated in type V: a buck-boost converter (DCM) integrated with a second buck-boost converter (CCM). The analysis of the rectifier is performed under the assumption that all switches are ideal, that the output power P o is constant, and that the converter operates with a unify PF, i.e.,
where ω is the line frequency, and V ac and I ac are the peak amplitude of the line voltage and current, respectively. Based on (1), v c can be derived as
where V c is a design choice, and
With reference to Fig. 6 , the steady-state terminal equations at the ac port and the dc port can be obtained as
Equation (7) Fig. 7(a) illustrates the simulated operating waveforms of the converter with an open-loop control based on (7). The details of the circuit parameters used in the simulation are presented in Table IV . It is observed that unity PF is successfully achieved at the ac port, that v o is well regulated at 100 V with negligible low-frequency voltage ripples (less than 1% of V o ), and that the ripple port has significant voltage variations of more than 40 V for this 100 W system.
On the other hand, Fig. 7(b) shows that both d and f s are varying at a twice-line frequency. In particular, the peaks and valleys 
Therefore,
with a frequency excursion of Δf s = f s max − f s min . Fig. 8 illustrates the relationships of f s versus C b with f s min and f s max highlighted. It is observed that f s min and f s max gradually converge to a single operating frequency point f s nom as C b increases. This is exactly the operation of an IHQRR (with a large C b ), where both d and f s are constant during the steady state. f s nom can be determined from (9) as
As C b decreases, f s min and f s max begin to diverge from f s nom , and the frequency excursion Δf s gradually increases. Fig. 8 implies that the IHQRR is essentially a special case of the proposed single-switch rectifier based on PWM-integrated converters when C b is large. 
C. Alternative Modes of Operation
Section III-B discusses the converter's operation as a type V converter. However, the converter exhibits entirely different dc characteristics when operated in type II. With reference to Fig. 6 , the terminal equations now become
Solution of (11) leads to
Three key observations can be made from (12) Fig. 9 ). A larger Δf s is not desirable as it complicates the magnetics design and compromises the volume of a passive component. 3) Fig. 9 also shows that f s max in a type II converter is generally much higher than that in a type V converter with the same P o , V c , C b , and DCM inductor design. This is because f s in both (7) and (12) 
D. Buck Family, Boost Family, and Buck-Boost Family
By following a similar analysis, it is possible to calculate and characterize d and f s for all possible circuit topologies with different converter configurations and operation modes. There are a total of nine feasible configurations when buck, boost, and buck-boost converters are selected as converters I and II in Fig. 4 (see Table IV ).
If operated in type V, the nine configurations can be further classified into three families: buck family, boost family, and buck-boost family. The family name is determined by the type of the converter used for converter I, and the converters within a family possess similar operating characteristics. The terminal equation for the buck, boost, and buck-boost family at the ac port is, respectively,
buck -boost family (13) and at the dc port is
where M is the voltage conversion gain of converter II and is a function of d. Namely, M (d) = d, 1/1− d, and d/1− d, respectively, when converter II is a buck, boost, and buck-boost converter. By solving (13) and (14), both d and f s can be explicitly resolved. Equation (14) shows that d is uniquely determined by the topology used for converter II and can be expressed as d = d (v c , v o ) . A smaller C b leads to a larger variation of d per line period due to the increased Δv c , and vice versa. On the other hand, (13) shows that f s equals
Equation (15) 
IV. DESIGN CONSIDERATIONS
A. Switching Devices and PPB Capacitor Selection
Take the converter in Fig. 6 as an example. The voltage stresses of the main switch Q and diode D 1 equal
The voltage stress of diode D 2 equals
The voltage stress of D 3 equals
As a v c term is included in (16) and (18), the voltage stresses of Q, D 1 , and D 3 are then dependent on P o , C b , and V c .
A higher P o and V c and/or a smaller C b will lead to higher voltage stresses in these switching devices. Therefore, Q, D 1 , and D 3 must be selected at full power. The voltage stress in these devices can only be reduced by reducing V c and/or increasing C b , based on curves illustrated in Fig. 10 . If the maximum voltage stress of Q is designed at 380 V, then a minimum C b of 30 μF should be selected. On the other hand, (17) shows that the voltage stress of D 2 is independent of the power level and the PPB capacitance but depends only on v ac and v o . Therefore, D 2 should be selected at maximum input and output voltage levels.
B. Inductors Selection
It is important to design L 1 and L 2 such that 1) the operating modes (CCM or DCM) are ensured, 2) the inductor current ripple is smaller than a rated value Δi L rated (for the CCM of operation), 3) the switching frequency lies within a predetermined frequency range. To ensure a DCM operation in converter I, L 1 in Fig. 6 must satisfy
where
and
Combination of (19)- (21) leads to
Based on the control law of (7), it is shown that (22) is always satisfied, meaning that a DCM operation in converter I is always ensured automatically. On the other hand, given a predetermined maximum and minimum switching frequency of f s max and Assuming f s min = 50 kHz and f s max = 80 kHz at P o = 100 W, L 1m in and L 1m ax(ii) are calculated as 107 and 135 μH, respectively. In the final design, L 1 = 115 μH is selected.
Similarly, to ensure a CCM operation in converter II, L 2 in Fig. 6 must satisfy
with i L 2 and Δi L 2 defined as
Solution of (24)- (26) leads to
On the other hand, L 2 must be designed such that the current ripple requirement is satisfied
Equation (28) indicates that
The minimum inductance of L 2 is, therefore, given by
In this design example, L 2 min(i) and L 2 min(ii) are calculated as 544 μH and 2 mH, respectively, assuming Δi L rated = 80% I o .L 2 of 2 mH is then selected.
C. Limiting the Maximum Switching Frequency
One major disadvantage of a single-switch active PPB-based rectifier based on PWM-integrated converters is that its operating frequency f s can become very high at light load. As illustrated in Fig. 11 , if constant V c is assumed, an approximately twofold variation in f s max and f s min , respectively, is needed, when the rectifier in Fig. 6 operates between full load (i.e., P o = 100 W) and half-load (P o = 50 W).
f s can be reduced at light load by increasing L 1 . However, the requirement of L 2 is inversely proportional to f s according to (30) . Reducing f s implies a larger L 2 is needed to maintain a CCM operation. The use of a large L 1 and L 2 lowers the power density of the overall system and is not desirable.
A second method to limit the maximum switching frequency for a wide-load-range operation is to actively control V c to compensate for the variation of P o . This method is explained as follows.
Assume that P o = α · P o full , where P o full is the full load power, and α (0 ≤ α ≤ 100%) is the percentage of the actual power relative to P o full . If the maximum switching frequency at P o full is to be maintained throughout the load range, then according to (9) 
needs to be satisfied, where V c full is the average voltage of v c at P o full . Solution of (31) gives Fig. 12 illustrates calculated V c versus α for achieving a constant f s max at different V c full levels. Generally, an increase of V c is needed at light load (i.e., around 50% increase at 50% load), which inevitably increases the voltage stress of Q, D 1 , and D 3 , according to (16) - (18) . However, the increase of V c at a lower V c full level is slower. For V c full = 180, 220, and 260 V, the increase of V c at 50% load is 95, 118, and 138 V, respectively. Therefore, a low V c full level is preferred when constant f s max control and low voltage stresses are mandated. 
D. Controller Implementation
The control circuit is realized with simple linear controllers following an automatic-power-decoupling (APD) control strategy proposed in [30] and [31] . The key advantage of this control strategy is its simplicity. The basic idea is to directly control the ac-port and the dc-port dynamics (i.e., to control i ac and v o ), so that any instantaneous power difference between the ac and the dc port is automatically transferred into the PPB capacitor without a dedicated ripple-port controller (see Fig. 13 ). Alternative control solutions (i.e., direct power decoupling strategy) may also be applied to obtain the desired steady-state and dynamic operation [16] .
First, to eliminate the steady-state dc errors whilst suppressing the low-frequency voltage ripples in v o , a proportional-integralresonant (PIR) controller is employed in the dc-port control loop to obtain the duty cycle command. In particular, the conjugate poles of the resonant portion of the PIR controller must be placed at the double-line frequency to effectively boost up the loop gain at this ripple frequency. Additionally, the bandwidth of the PI portion of the controller must be sufficient to provide good line regulation against load variation.
Second, from (6), f s can be calculated in an open-loop as
where R e is the effective input resistance at the ac port. R e can be estimated from an outer voltage loop regulating the average voltage of the PPB capacitor V c to a set point V * c . The design of the outer voltage loop compensator (here, a PI compensator) follows that of a typical PFC controller and has a relatively slow bandwidth. A step-by-step analysis, design, and implementation of an APD controller based on standard Bode plot analysis are detailed in [30] and [31] . The final gate signal can be generated conveniently based on f s and d. Overall, the controller utilizes two voltages sensors for sensing v c and v o .
V. EXPERIMENTAL VERIFICATIONS
A 100-W hardware prototype (120 V/ 0.83 A) is built for demonstration purpose based on a type V rectifier with a circuit schematic illustrated in Fig. 6 . The detailed converter specifications are shown in Table VI . If a much lower output voltage is desired (e.g., v o = 12 V), an isolated version of the converter, e.g., a buck-boost converter integrated with a flyback converter may be employed [52] . The controller is implemented using a low-cost DSP (Model no.: F28069) based on Fig. 13 . All waveforms are captured using digital oscilloscope DSOX3024A and all data are obtained using precision power analyzer PPA5520.
The waveforms of the line voltage/current, output voltage, and PPB capacitor's voltage are captured at full load (see Fig. 14) . Line current follows the line voltage sinusoidally with negligible distortions. The measured total harmonic distortion (THD) is 3.46% and the PF is 0.995. At the same time, the output voltage is precisely controlled at 120 V with small low-frequency voltage ripples (Δv o = 4.16% V o ), while the PPB capacitor has large voltage fluctuations (Δv c = 20% V c ). These observations indicate that the output power is almost constant and the instantaneous twice-line frequency pulsating power is dynamically buffered by C b . The waveforms confirm that active PFC, output voltage regulation, and active PPB can be simultaneously achieved using a single active switch. Fig. 15 illustrates the waveforms of both inductor currents i L 1 and i L 2 , together with the gate signals and drain-to-source voltages of the main switch Q. The waveforms confirmed that converter I is operated in the DCM and converter II is operated in the CCM. The zoomed-in waveforms at v c min (node A), the peak line voltage (node B), and v c max (node C) are also shown. It is observed that the switching frequency at the three sampled instances is different and is 57.1, 64.8, and 72.4 kHz, respectively. These frequencies are well matched with the calculated values in Fig. 7 . Fig. 15 . Measured inductor currents, gate driving signal, and drain-to-source voltage waveforms at full load. Fig. 16 illustrates the dynamic performance of the proposed rectifier in response to a step load change from 50% load to full load. Overall, the output voltage is well regulated with negligible disturbances and the line current reaches its steady-state within two line cycles. The step change of the load power leads to a step change of the power difference between the ac and the dc port. This power difference is automatically buffered by the PPB capacitor, resulting in a sudden drop of v c (see Fig. 16 ). The above-mentioned waveforms confirm the effectiveness of the APD controller in Fig. 13 . Fig. 17 shows the maximum switching frequency when the rectifier is operated between 50% load and full load, with and without constant f s max control (by dynamically setting V c ). In particular, f s max is obtained using an oscilloscope by zooming in the switching waveforms around v c max . Overall, a good match between Figs. 11 and 17 has been observed. The rectifier's performance with and without constant f s max control is further evaluated regarding the voltage stress of the main switch, the power conversion efficiency, the PF, and THD, and the results are illustrated in Fig. 18(a)-(d) , respectively. Fig. 18(a) shows that the voltage stress of the main switch increases as the load decreases with constant f s max control due to the increase of V c , while it slightly decreases with constant V c control due to a decreased Δv c at light load. Fig. 18(b) shows that constant f s max control slightly improves the power conversion efficiency throughout the load range examined due to the reduction of the maximum switching frequency. The improvement is, however, not very significant as constant f s max control produces more output-capacitance-related switching loss in the main switch due to the increased v c . Fig. 18(c) and (d) further shows that the PF and THD performance are almost identical with and without constant f s max control. Overall, high PF and low THD have been obtained with both control methods across a wide load range. 
VI. CONCLUSION
This paper presents a family of single-switch single-phase rectifiers, featuring low-harmonic line currents, stable dc output voltage, and no E-caps. These converters are derived by integrating two cascaded PWM converters (nonisolated or isolated) operated in DCM and CCM (or CCM and DCM), respectively. Different from IHQRRs, which have identical circuit topologies, the proposed converters take advantage of both duty cycle and switching frequency as control inputs, thereby enabling simultaneous active PF correction, active PPB, and output voltage regulation.
Steady-state operation of the proposed family of rectifiers has been analyzed based on the operating modes (i.e., types II, V, and VII) and families (i.e., buck, boost, and buck-boost family). It is shown that type V converters generally lead to a lower f s max and a narrower frequency excursion Δf s , and are thus more desirable for practical implementation. Additionally, the buckboost family seems the best choice among the three families when a smaller Δf s is needed.
A step-by-step design procedure example is also presented using a buck-boost converter integrated with a second buckboost converter operated in type V. An active control approach to limit the maximum switching frequency over a wide load range is also proposed. The feasibility of the converter is demonstrated on a 100-W hardware prototype, and its performance with and without the proposed control is thoroughly examined.
